Designing asynchronous circuits by reusing existing synchronous tools has become a promising solution to the problem of poor CAD support in asynchronous world. A straightforward way is to structurally map the gates in a synchronous netlist to their functionally equivalent modules which use delay-insensitive codes. Different trade-offs exist in previous methods between the overheads of the implementations and their robustness. The aim of this paper is to optimise the area of asynchronous circuits using partial acknowledgement concept. We employ this concept in two design flows, which are implemented in a software tool to evaluate the efficiency of the method. The benchmark results show the average reduction in area by 28% and in the number of inter-functional module wires that require timing verification by 67%, compared to NCL-X.
INTRODUCTION
In the past few years, designers were trying to build a bridge between synchronous and asynchronous circuits. Rather than synthesising the circuits from "truly" asynchronous specifications such as communicating processes [9] or signal transition graph [2, 141, asynchronous circuits are built at a low cost by reusing synchronous CAD tools in their design flows. Asynchrony, in return, makes the circuits more robust in coping with the variations in the fabrication process, which is an increasingly important concern to digital circuit designers.
The well-known approaches to asynchronous circuit synthesis are NCL-D [8] and NCL-X [6] . Both of them map a gate in the synchronous circuit to a dual-rail encoded module with an equivalent function. NCL-D replaces a gate with one of the NCL (Null Convention Logic) operators based on threshold logic [ l l ] . A further optimisation of such a NCL network is introduced in [ 5 ] . Besides the threshold logic, other techniques exist to implement the functional modules used in a NCL-D circuit. They include DIMS (Delay Insensitive Minterm Synthesis) [20] , DL (Direct Logic) [21] and Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ICCAD'06, November 5-9,2006 , San Jose, CA Copyright 2006 ACM 1-59593-389-1/06/0011 ... $5.00 RDL (Reduced Direct Logic) [13]. NCL-D approach is very robust because all the inter-module wires are allowed to have arbitrary delays without damaging the circuit's correct behaviour. Critical forks exist only within a functional module whose timing closure can be ensured through careful routing of the library elements. Whilst robust, it suffers from large area and slow speed. NCL-X, on the other hand, uses simpler and faster functional modules for the functional part of a circuit. However, it needs extra completion detection (CD) circuitry to tell when the computations are done.
This paper proposes two design flows to synthesise asynchronous circuits from synchronous ones. We formulate the first design flow (DF1) as a unate covering problem and its solution decides which type of functional module replaces a gate in the synchronous netlist, NCL-D or NCL-X. More "fine-grained" functional modules are added to the library of the second design flow (DF2) and we formulate it as a binate covering problem. We define the partial acknowledgement to guide the synthesis procedure. Intuitively, the covering problems determine which type of functional module is chosen to replace a gate in the original circuit so that all the circuit variables are "covered" by the meaning of partial acknowledgement. Solutions to these covering problems are then found to minimise the cost functions that are defined in terms of a circuit's area in this paper. DF1 reduces the circuit's area compared with NCL-D but increases the number of inter-module wires to be verified for timing closure. The DF2 further reduces the overhead of the first one with the penalty of a 50% increase in verification demand.
Compared with NCL-X solutions, DF2 has reduced both the circuit area (by 28% on average) and the verification demand (by 67% on average).
Our work is also motivated by the optimisation of an asynchronous circuit's performance. We believe a circuit can be synthesised to keep its robustness level to some extent without hurdling the data-dependent flows. For this purpose, we will apply the idea of partial acknowledgement during the static timing analysis of a circuit. The functional modules synthesised in DF2 are the candidates for this future work.
BACKGROUND

Functional modules using dual-rail code
For each bit of a signal, the dual-rail encoding under the return-to-zero protocol (a.k.a. 4-phased protocol) represents null by rail'= rail' = O and valid code word l(0) by raiP=O, rail' =1 (ruiP=l, rail' =O). In a circuit using this convention, data and null wavefronts alternate (the circuit signals switch from nulls to valid code words and from valid code words to nulls, respectively). Gates in a single-rail netlist are converted to their corresponding functional modules, the dual-rail encoded entities with the equivalent functions. We categorise the functional modules into two classes by their impact on the data flowing through them. Table 1 illustrates the classification of the functional modules implementing an AND gate. The first class can produce a valid (null) output when only partial inputs are valid (null) and hence called early propagative (EP). For example, a code word of 0 (y()=l, y1 =0) is produced at the output of an EP AND functional module in Table 1 when only one input turns into 0 (a"=l, a' =0) in a data wavefront. The second class must wait for all the inputs becoming valid (null) before producing a valid (null) output. It is called input complete (IC) according to the definition of completeness of inputs [4] . Table 1 demonstrates the implementation of an IC AND gate based on Muller-C elements (DIMS) and on threshold logic (the 2NCL operator). Optimisation using sum-partitioning and product-partitioning is available in the threshold logic implementation [18, 11, 171. 
Asynchronous circuits implementations and their timing assumptions
Asynchronous circuits rely on the dependencies between signals, rather than the global clock, to tell when the computation is done. The monotonic transitions from nulls (valid code words) to valid code words (nulls) provide one scheme where the dependencies are sought in the two phases separately. Furthermore, signalling schemes are proposed for a circuit's behaviour: the "weak conditions" by Seitz [16] Satisfying the weak conditions and the "completeness of inputs" requirement, it is very robust except for some "small" timing assumptions required for some forks in an IC module, formally known as the "isochronic fork assumptions" [l] . We show these forks with dotted wires in Table 1 
PARTIAL ACKNOWLEDGEMENT
Suppose 71, is a dual-rail encoded variable in circuit C fanning into F , a functional module whose dual-rail output is 0 3 . Let C work under the return-to-zero protocol. We have v L 1 ' denoting the rising phase transition of v, from null to a valid code word and o2 J the falling phase transition of 71, from the valid code word to null. A valid code word represents either 0 or 1.
We define that the rising phase transition of 71, is partially acknowledged by that of v j , iff
Similarly, we define that the falling phase transition of v L is partially acknowledged by that of 0 3 , iff
The following proposition can be proved by contradiction. If the rising phase transition of v, is partially acknowledged by that of 7 i J , transition of 7iJ from null to valid code word indicates the transition of 71, from null to valid code word. The proposition can be derived for the falling phase transitions of o2 and 0 3 , too. The acknowledgement is partial because we don't know if the same relations as those defined in (3.1) and (3.2) exist between 71, and other functional modules' outputs.
v L is partially acknowledged if both its rising and falling phase transitions are partially acknowledged. In particular, v, is partially acknowledged by v j , iff According to our definitions, the output of an IC functional module partially acknowledges all its inputs. On the contrary, the output of an EP functional module partially acknowledges none of its inputs. In NCL-D, an input (internal) variable is partially acknowledged by all the outputs of the functional modules it fans into. In NCL-X, however, a variable is only partially acknowledged by the outputs of
the completion detection circuitry.
DESIGNS FLOWS BASED ON PARTIAL ACKNOWLEDGEMENT
Our two design flows have the same objective, which is described below.
Design objective: Given the synchronous single-rail netlist, implement its equivalent circuit where every gate in the original netlist is replaced by the appropriate type of dual-rail encoded functional module. Find a solution with the minimum area under the requirement that each input and internal variable in the final implementation is at least partially acknowledged.
The first design flow (DF1) contains only IC and E P functional modules and is formulated as a unate covering problem. The second design flow (DF2) is supplemented with functional modules partially acknowledging particular phase transitions of certain inputs and is defined as a binate covering problem. Unate (and binate) covering problems (also referred as mincost sat problems [12] ) are discussed in detail in [3]. A unate covering problem has its well known application in 2-level circuit minimisation and binate covering problem in technology mapping [15] . We choose the constraint equation forms of the covering problems for our presentation, though the matrix forms work as well.
Design flow 1
Revisit the example of Figure l f a , , + u u t ( u , ) GY . Suppose ioL is the cost of the implementation of G, as an IC functional module, the design objective is formulated as a unate covering problem:
Find the assignment to the boolean variable Gi' of every gate in the circuit that satisfies the constraint equation:
while minimising the cost function C , ( w , 0 G:r). Satisfaction of 4.1 ensures each input and internal variable in the circuit is partially acknowledged. After finding one satisfying assignment] implement a gate G, by its IC functional module if Gi' = 1 or otherwise by its E P functional module.
Example. In the circuit shown in Figure l ( nuJ E { i n p u t s a n d zn t c r n a l u a r z a b l c s o j CT} C?iJ = 1,
Timing assumptions
In the final implementation, a fork is non-critical if all the gates it fans into are implemented as their IC functional modules. For the fork wires fanning into EP functional modules] we need to ensure their timing closure to avoid a potential hazard.
Design flow 2
DF1 binds all the inputs of an IC module for their partial acknowledgement because a gate is casted either as an IC module or EP one. By enlarging the spectrum of the functional modules in DF2, we expect more optimisation space for both the area and speed. We first introduce how to synthesise a functional module that partially acknowledges the rising or(and) falling phase transitions of certain inputs. Then we formulate the design procedure satisfying the design objective as a binate covering problem.
In literature, Martin's adder [lo] is a well-known example to distribute the evaluation of the inputs' nulls and valid words among those of the circuit's outputs. In [13], Nielsen proposed RDL for similar distributions. In this paper, we resort to Boole's expansion theorem in its dual-rail form.
Functional modules synthesis
The naming convention for a functional module used in DF2 is a module's function-(input n a m e followed by its phase transition t o be partially acknowledged)*. A phase transition could be one of the following: rising phase transition (T), falling phase transition (J), or both rising and falling phase transition (*). For example, AND3 aT denotes the 3-input-AND module that partially acknowledges the rising phase transition of input a. Another example, MAJ3 a*b*, represents a 3-input-majority-voting module where both the rising and falling phase transitions of a and b are partially acknowledged by the output variable. We know that the E P and IC functional modules in DF1 can be viewed as special instances of this enlarged library.
The implementations of the functional modules used in this paper is by, but not restricted in general to, pseudostatic logics. Figure 3 (a) illustrates its prototype comprising the pull-up-network (PUN), pull-down-network (PDN), and the output inverter pairs. The weak feedback inverter is used to fight against the charge leakage problem, an alternative solution to which is the cross-coupled p-typed transistors used in the DCVSL style [7] . The rest of this section is Step 1: Derive the dual-rail functions, i.e., f o and f ' , of the functional module from its single-rail function f. f' is converted from f by replacing the uncomplemented variables in f with the corresponding rail-1s whereas the complemented ones with rail-Os. f o is simply the dual of f ' . E.g., the boolean function of module MUX2:l aTc* is f = co, + c'b, whose dual-rail boolean functions can be derived as f' = c'a' + cob' and f o = c'a' + cobo.
Step 2 
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Step 3: Build the PDN of the functional module by connecting the n-typed transistors due to 4.1. The connection rules follow those for the NMOS network and transistors are shared to save the area. The rising phase transitions of the chosen inputs are partially acknowledged through this connection as the series connection of a dual-rail minterm exists in any path from ground to the module's output rails, and, only one of the minterms will be asserted during a valid code word wavefront.
Step 4: Design the PUN of a functional module. If the falling phase transition of an input is to be partially acknowledged, cascade two p-typed transistors controlled by the input's dual rails in the paths from VDD to both f ' and f " [13] . If no inputs of a functional module are partially acknowledged for their falling phase transitions, we make its PUN complementary to the PDN and thus remove the feedback inverters. Figure 3(b) shows the final implementation of the module MUX2:l -aTc*.
4.2.2
Our synthesis method allows separation of the partial acknowledgements of the rising and falling phase transition for a circuit variable. However, the size of the library supporting this function and the complexity of the relevant covering problem are not practical. In fact, whether we choose to partially acknowledge the falling phase transition of a variable or not -this will not influence the area optimisation because its cost is a constant (4 p-typed transistors per circuit variable). Therefore, in this paper we require that a functional module will partially acknowledge both the rising and falling phase transitions of a variable, if it does acknowledge any phase transition of that variable. There is another consideration behind this requirement to exclude any possible "on" path between the power rails.
We list the costs (transistor counts) of some functional modules in Table 2 . The E P column estimates the costs EP functional modules that are based on complementary CMOS. Decomposition is applied to the functional modules with large fan-ins.
4.2.3
Determination of the design library
Formulation of DF2 as a binate coveringproblem
An input or internal variable v L can be partially acknowledged by any functional module it fans into containing a '02* in the suffix. Table 3 for a circuit variable 71, to be partially acknowledged is the sum of all the Boolean variables covering it. For example, cu = ml +m3 andeb = m~+m3+m4+m6. The constraint equation to ensure that all the inputs and internal variables are partially acknowledged becomes the multiplication of the clauses corresponding to these circuit variables. For our example we have: However there are extra constraints in DF2. It is clear that a gate cannot be casted as different types of functional modules in one implementation. Therefore, no boolean variables can be simultaneously assigned to 1 whose corresponding functional modules are mapped from the same gate. t 0 c o s t ( m , ) ) . It is a binate covering problem in that the Boolean variables appear in both the complemented and uncomplemented literals. The solution with the minimal cost to our example is: ml = m 6 = m8 = 1.
For every Boolean variable assigned the value 1, its functional module is used to implement the corresponding gate. If none of the Boolean variables of a gate's implementations is assigned the value 1, it is implemented as its EP functional module. G1, G2 and G 3 in our example are implemented as 
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Timing assumptions
Both critical and non-critical forks exist in the final implementation. It is very easy to locate the non-critical fork wires as they are the wires fanning in to the functional modules that do not partially acknowledge them, i.e., to the modules without the * notation in their corresponding input ports. 
NCL-X Circuit
EXPERIMENTAL RESULTS
DF2 DF1
10 (26%) 17 (44%) 15 (22%) 21 (21%) 20 (18%) 37 (32%) 10 133%) 12 140%)
I n d i e (http://async.org.uk/screen/indie) is the automatic tool implemented to test the results of the two design flows. We choose a wide range of benchmarks including several combinational circuits in ISCAS85 and different S-boxes circuits for the advanced encryption standard (AES). The results are presented in two main categories: area (the transistor counts), see Table 4 , and verification demand (the number of inter-module wires to be examined for the timing closure), see Table 5 . rrkc DF1 is tested using three different techniques to implement an IC functional module : DIMS, RDL and NCL. The "orig." column shows the circuits' area of NCL-D implementation using one of the three techniques. The EP functional modules used in DIMS and RDL are the complementary static CMOS logic. The transistor count of NCL functional modules is according to the pseudo-static implementations of the 2NCL operators [19] . The "opt." column shows the circuits' area and the reduction by DF1. The average reductions of the circuit when using DIMS, RDL and NCL are 25%, 15% and 15%' respectively. The table also shows the verification demand in DF1 by the number of inter-module wires that require timing assumptions, which is null in NCL-D.
Design flow 2 further reduces the circuit's areas of DF1 but increases the verification demand by an average of 50%. Compared with NCL-X circuits, DF2 reduces the area by an average of 28% and the verification demand by an average of 67%. The CD circuitry used in our estimation of NCL-X is optimised for its area. The verification demand for NCL-X could be less if the CD circuitry is placed locally in the EP functional modules when we don't apply this optimisation. 
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In this paper we propose two design flows that explore the possibility to design asynchronous circuits where the reliability of the circuit is introduced by the definition of partial acknowledgement. The designs are directed in a cost-aware manner to optimise the area of final implementations. The improvements over previous methods are proved through a set of benchmarks. In DF2, we also introduced the general method to synthesise a functional module that can partially acknowledge arbitrary combinations of input transi- tions. It builds the framework of our future research to combine timing analysis with optimisations that will maximise the circuit's performance in addition to the quantifications of isochronic forks.
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